mirror of
https://github.com/pascallanger/DIY-Multiprotocol-TX-Module.git
synced 2025-02-04 21:58:10 +00:00
302 lines
9.6 KiB
C++
302 lines
9.6 KiB
C++
/*
|
|
This project is free software: you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation, either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
Multiprotocol is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with Multiprotocol. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#if defined(FRSKYX_RX_CC2500_INO)
|
|
|
|
#include "iface_cc2500.h"
|
|
|
|
#define FRSKYX_FCC_LENGTH 30+2
|
|
#define FRSKYX_LBT_LENGTH 33+2
|
|
|
|
enum {
|
|
FRSKYX_RX_BIND,
|
|
FRSKYX_RX_DATA,
|
|
};
|
|
|
|
static uint8_t frskyx_rx_chanskip;
|
|
static uint8_t frskyx_rx_disable_lna;
|
|
static uint8_t frskyx_rx_data_started;
|
|
|
|
static void __attribute__((unused)) FrSkyX_Rx_initialise() {
|
|
CC2500_Reset();
|
|
|
|
CC2500_WriteReg(CC2500_02_IOCFG0, 0x01);
|
|
CC2500_WriteReg(CC2500_18_MCSM0, 0x18);
|
|
CC2500_WriteReg(CC2500_07_PKTCTRL1, 0x04);
|
|
CC2500_WriteReg(CC2500_3E_PATABLE, 0xFF);
|
|
CC2500_WriteReg(CC2500_0C_FSCTRL0, option); // Frequency offset hack
|
|
CC2500_WriteReg(CC2500_0D_FREQ2, 0x5C);
|
|
CC2500_WriteReg(CC2500_13_MDMCFG1, 0x23);
|
|
CC2500_WriteReg(CC2500_14_MDMCFG0, 0x7A);
|
|
CC2500_WriteReg(CC2500_19_FOCCFG, 0x16);
|
|
CC2500_WriteReg(CC2500_1A_BSCFG, 0x6C);
|
|
CC2500_WriteReg(CC2500_1B_AGCCTRL2, 0x03);
|
|
CC2500_WriteReg(CC2500_1C_AGCCTRL1, 0x40);
|
|
CC2500_WriteReg(CC2500_1D_AGCCTRL0, 0x91);
|
|
CC2500_WriteReg(CC2500_21_FREND1, 0x56);
|
|
CC2500_WriteReg(CC2500_22_FREND0, 0x10);
|
|
CC2500_WriteReg(CC2500_23_FSCAL3, 0xA9);
|
|
CC2500_WriteReg(CC2500_24_FSCAL2, 0x0A);
|
|
CC2500_WriteReg(CC2500_25_FSCAL1, 0x00);
|
|
CC2500_WriteReg(CC2500_26_FSCAL0, 0x11);
|
|
CC2500_WriteReg(CC2500_29_FSTEST, 0x59);
|
|
CC2500_WriteReg(CC2500_2C_TEST2, 0x88);
|
|
CC2500_WriteReg(CC2500_2D_TEST1, 0x31);
|
|
CC2500_WriteReg(CC2500_2E_TEST0, 0x0B);
|
|
CC2500_WriteReg(CC2500_03_FIFOTHR, 0x07);
|
|
CC2500_WriteReg(CC2500_09_ADDR, 0x00);
|
|
|
|
switch (sub_protocol) {
|
|
case FRSKYX_FCC:
|
|
CC2500_WriteReg(CC2500_17_MCSM1, 0x0C);
|
|
CC2500_WriteReg(CC2500_0E_FREQ1, 0x76);
|
|
CC2500_WriteReg(CC2500_0F_FREQ0, 0x27);
|
|
CC2500_WriteReg(CC2500_06_PKTLEN, 0x1E);
|
|
CC2500_WriteReg(CC2500_08_PKTCTRL0, 0x01);
|
|
CC2500_WriteReg(CC2500_0B_FSCTRL1, 0x0A);
|
|
CC2500_WriteReg(CC2500_10_MDMCFG4, 0x7B);
|
|
CC2500_WriteReg(CC2500_11_MDMCFG3, 0x61);
|
|
CC2500_WriteReg(CC2500_12_MDMCFG2, 0x13);
|
|
CC2500_WriteReg(CC2500_15_DEVIATN, 0x51);
|
|
break;
|
|
case FRSKYX_LBT:
|
|
CC2500_WriteReg(CC2500_17_MCSM1, 0x0E);
|
|
CC2500_WriteReg(CC2500_0E_FREQ1, 0x80);
|
|
CC2500_WriteReg(CC2500_0F_FREQ0, 0x00);
|
|
CC2500_WriteReg(CC2500_06_PKTLEN, 0x23);
|
|
CC2500_WriteReg(CC2500_08_PKTCTRL0, 0x01);
|
|
CC2500_WriteReg(CC2500_0B_FSCTRL1, 0x08);
|
|
CC2500_WriteReg(CC2500_10_MDMCFG4, 0x7B);
|
|
CC2500_WriteReg(CC2500_11_MDMCFG3, 0xF8);
|
|
CC2500_WriteReg(CC2500_12_MDMCFG2, 0x03);
|
|
CC2500_WriteReg(CC2500_15_DEVIATN, 0x53);
|
|
break;
|
|
}
|
|
|
|
frskyx_rx_disable_lna = IS_POWER_FLAG_on;
|
|
CC2500_SetTxRxMode(frskyx_rx_disable_lna ? TXRX_OFF : RX_EN); // lna disable / enable
|
|
|
|
CC2500_Strobe(CC2500_SIDLE);
|
|
CC2500_Strobe(CC2500_SFRX);
|
|
CC2500_Strobe(CC2500_SRX);
|
|
CC2500_WriteReg(CC2500_0A_CHANNR, 0); // bind channel
|
|
delayMicroseconds(1000); // wait for RX to activate
|
|
}
|
|
|
|
static void __attribute__((unused)) frskyx_rx_set_channel(uint8_t channel)
|
|
{
|
|
CC2500_WriteReg(CC2500_0A_CHANNR, hopping_frequency[channel]);
|
|
CC2500_WriteReg(CC2500_25_FSCAL1, calData[channel]);
|
|
CC2500_Strobe(CC2500_SIDLE);
|
|
CC2500_Strobe(CC2500_SFRX);
|
|
CC2500_Strobe(CC2500_SRX);
|
|
}
|
|
|
|
static void __attribute__((unused)) frskyx_rx_calibrate()
|
|
{
|
|
CC2500_Strobe(CC2500_SIDLE);
|
|
CC2500_Strobe(CC2500_SFRX);
|
|
CC2500_Strobe(CC2500_SRX);
|
|
for (unsigned c = 0; c < 47; c++)
|
|
{
|
|
CC2500_Strobe(CC2500_SIDLE);
|
|
CC2500_WriteReg(CC2500_0A_CHANNR, hopping_frequency[c]);
|
|
CC2500_Strobe(CC2500_SCAL);
|
|
delayMicroseconds(900);
|
|
calData[c] = CC2500_ReadReg(CC2500_25_FSCAL1);
|
|
}
|
|
}
|
|
|
|
static uint8_t __attribute__((unused)) frskyx_rx_check_crc()
|
|
{
|
|
uint8_t limit = packet_length - 4;
|
|
uint16_t lcrc = frskyX_crc_x(&packet[3], limit - 3); // computed crc
|
|
uint16_t rcrc = (packet[limit] << 8) | (packet[limit + 1] & 0xff); // received crc
|
|
return lcrc == rcrc;
|
|
}
|
|
|
|
static void __attribute__((unused)) frskyx_rx_build_telemetry_packet()
|
|
{
|
|
static uint16_t frskyx_rx_rc_chan[16];
|
|
uint16_t pxx_channel[8];
|
|
uint32_t bits = 0;
|
|
uint8_t bitsavailable = 0;
|
|
uint8_t idx = 0;
|
|
|
|
// decode PXX channels
|
|
pxx_channel[0] = ((packet[10] << 8) & 0xF00) | packet[9];
|
|
pxx_channel[1] = ((packet[11] << 4) & 0xFF0) | (packet[10] >> 4);
|
|
pxx_channel[2] = ((packet[13] << 8) & 0xF00) | packet[12];
|
|
pxx_channel[3] = ((packet[14] << 4) & 0xFF0) | (packet[13] >> 4);
|
|
pxx_channel[4] = ((packet[16] << 8) & 0xF00) | packet[15];
|
|
pxx_channel[5] = ((packet[17] << 4) & 0xFF0) | (packet[16] >> 4);
|
|
pxx_channel[6] = ((packet[19] << 8) & 0xF00) | packet[18];
|
|
pxx_channel[7] = ((packet[20] << 4) & 0xFF0) | (packet[19] >> 4);
|
|
for (unsigned i = 0; i < 8; i++) {
|
|
uint8_t shifted = (pxx_channel[i] & 0x800)>0;
|
|
uint16_t channel_value = pxx_channel[i] & 0x7FF;
|
|
if (channel_value < 64)
|
|
frskyx_rx_rc_chan[shifted ? i + 8 : i] = 0;
|
|
else
|
|
frskyx_rx_rc_chan[shifted ? i + 8 : i] = min(((channel_value - 64) << 4) / 15, 2047);
|
|
}
|
|
|
|
// buid telemetry packet
|
|
pkt[idx++] = RX_LQI;
|
|
pkt[idx++] = RX_RSSI;
|
|
pkt[idx++] = 0; // start channel
|
|
pkt[idx++] = 16; // number of channels in packet
|
|
|
|
// pack channels
|
|
for (int i = 0; i < 16; i++) {
|
|
bits |= frskyx_rx_rc_chan[i] << bitsavailable;
|
|
bitsavailable += 11;
|
|
while (bitsavailable >= 8) {
|
|
pkt[idx++] = bits & 0xff;
|
|
bits >>= 8;
|
|
bitsavailable -= 8;
|
|
}
|
|
}
|
|
}
|
|
|
|
uint16_t initFrSkyX_Rx()
|
|
{
|
|
FrSkyX_Rx_initialise();
|
|
state = 0;
|
|
frskyx_rx_chanskip = 1;
|
|
hopping_frequency_no = 0;
|
|
frskyx_rx_data_started = 0;
|
|
telemetry_link = 0;
|
|
if (IS_BIND_IN_PROGRESS) {
|
|
phase = FRSKYX_RX_BIND;
|
|
}
|
|
else {
|
|
uint16_t temp = FRSKYX_RX_EEPROM_OFFSET;
|
|
rx_tx_addr[0] = eeprom_read_byte(temp++);
|
|
rx_tx_addr[1] = eeprom_read_byte(temp++);
|
|
rx_tx_addr[2] = eeprom_read_byte(temp++);
|
|
for(uint8_t ch = 0; ch < 47; ch++)
|
|
hopping_frequency[ch] = eeprom_read_byte(temp++);
|
|
frskyx_rx_calibrate();
|
|
CC2500_WriteReg(CC2500_18_MCSM0, 0x08); // FS_AUTOCAL = manual
|
|
CC2500_WriteReg(CC2500_09_ADDR, rx_tx_addr[0]); // set address
|
|
CC2500_WriteReg(CC2500_07_PKTCTRL1, 0x05); // check address
|
|
frskyx_rx_set_channel(hopping_frequency_no);
|
|
phase = FRSKYX_RX_DATA;
|
|
}
|
|
packet_length = (sub_protocol == FRSKYX_LBT) ? FRSKYX_LBT_LENGTH : FRSKYX_FCC_LENGTH;
|
|
return 1000;
|
|
}
|
|
|
|
uint16_t FrSkyX_Rx_callback()
|
|
{
|
|
static uint32_t pps_timer=0;
|
|
static uint8_t pps_counter=0;
|
|
static int8_t read_retry = 0;
|
|
uint8_t len, ch;
|
|
if (prev_option != option)
|
|
{
|
|
CC2500_WriteReg(CC2500_0C_FSCTRL0, option); // Frequency offset hack
|
|
prev_option = option;
|
|
}
|
|
if (frskyx_rx_disable_lna != IS_POWER_FLAG_on) {
|
|
frskyx_rx_disable_lna = IS_POWER_FLAG_on;
|
|
CC2500_SetTxRxMode(frskyx_rx_disable_lna ? TXRX_OFF : RX_EN);
|
|
}
|
|
switch(phase) {
|
|
case FRSKYX_RX_BIND:
|
|
len = CC2500_ReadReg(CC2500_3B_RXBYTES | CC2500_READ_BURST) & 0x7F;
|
|
if(len >= packet_length) {
|
|
CC2500_ReadData(packet, packet_length);
|
|
if (frskyx_rx_check_crc()) {
|
|
if (packet[5] <= 0x2D) {
|
|
for (ch = 0; ch < 5; ch++)
|
|
hopping_frequency[packet[5]+ch] = packet[6+ch];
|
|
state |= 1 << (packet[5] / 5);
|
|
}
|
|
}
|
|
if (state == 0x3ff) {
|
|
debugln("bind complete");
|
|
frskyx_rx_calibrate();
|
|
rx_tx_addr[0] = packet[3]; // TXID
|
|
rx_tx_addr[1] = packet[4]; // TXID
|
|
rx_tx_addr[2] = packet[12]; // RX #
|
|
CC2500_WriteReg(CC2500_18_MCSM0, 0x08); // FS_AUTOCAL = manual
|
|
CC2500_WriteReg(CC2500_09_ADDR, rx_tx_addr[0]); // set address
|
|
CC2500_WriteReg(CC2500_07_PKTCTRL1, 0x05); // check address
|
|
phase = FRSKYX_RX_DATA;
|
|
frskyx_rx_set_channel(hopping_frequency_no);
|
|
// store txid and channel list
|
|
uint16_t temp = FRSKYX_RX_EEPROM_OFFSET;
|
|
eeprom_write_byte((EE_ADDR)temp++, rx_tx_addr[0]);
|
|
eeprom_write_byte((EE_ADDR)temp++, rx_tx_addr[1]);
|
|
eeprom_write_byte((EE_ADDR)temp++, rx_tx_addr[2]);
|
|
for (ch = 0; ch < 47; ch++)
|
|
eeprom_write_byte((EE_ADDR)temp++, hopping_frequency[ch]);
|
|
BIND_DONE;
|
|
}
|
|
CC2500_Strobe(CC2500_SIDLE);
|
|
CC2500_Strobe(CC2500_SFRX);
|
|
CC2500_Strobe(CC2500_SRX);
|
|
}
|
|
return 1000;
|
|
case FRSKYX_RX_DATA:
|
|
len = CC2500_ReadReg(CC2500_3B_RXBYTES | CC2500_READ_BURST) & 0x7F;
|
|
if (len >= packet_length) {
|
|
CC2500_ReadData(packet, packet_length);
|
|
if (packet[1] == rx_tx_addr[0] && packet[2] == rx_tx_addr[1] && packet[6] == rx_tx_addr[2] && frskyx_rx_check_crc()) {
|
|
RX_RSSI = packet[packet_length-2];
|
|
if(RX_RSSI >= 128)
|
|
RX_RSSI -= 128;
|
|
else
|
|
RX_RSSI += 128;
|
|
// hop to next channel
|
|
frskyx_rx_chanskip = ((packet[4] & 0xC0) >> 6) | ((packet[5] & 0x3F) << 2);
|
|
hopping_frequency_no = (hopping_frequency_no + frskyx_rx_chanskip) % 47;
|
|
frskyx_rx_set_channel(hopping_frequency_no);
|
|
if(packet[7] == 0 && telemetry_link == 0) { // standard packet, send channels to TX
|
|
frskyx_rx_build_telemetry_packet();
|
|
telemetry_link = 1;
|
|
}
|
|
frskyx_rx_data_started = 1;
|
|
read_retry = 0;
|
|
pps_counter++;
|
|
}
|
|
}
|
|
|
|
// packets per second
|
|
if (millis() - pps_timer >= 1000) {
|
|
pps_timer = millis();
|
|
debugln("%ld pps", pps_counter);
|
|
RX_LQI = pps_counter;
|
|
pps_counter = 0;
|
|
}
|
|
|
|
// skip channel if no packet received in time
|
|
if (read_retry++ >= 9) {
|
|
hopping_frequency_no = (hopping_frequency_no + frskyx_rx_chanskip) % 47;
|
|
frskyx_rx_set_channel(hopping_frequency_no);
|
|
if(frskyx_rx_data_started)
|
|
read_retry = 0;
|
|
else
|
|
read_retry = -50; // retry longer until first packet is catched
|
|
}
|
|
break;
|
|
}
|
|
return 1000;
|
|
}
|
|
|
|
#endif
|