314 lines
9.9 KiB
Arduino
Raw Normal View History

/*
This project is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.
Multiprotocol is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with Multiprotocol. If not, see <http://www.gnu.org/licenses/>.
*/
// Last sync with main deviation/sfhss_cc2500.c dated 2016-03-23
2020-10-30 12:01:29 +01:00
#if defined(FUTABA_CC2500_INO)
#include "iface_cc2500.h"
2021-03-01 16:31:11 +01:00
//#define SFHSS_DEBUG_TIMING
#define SFHSS_COARSE 0
#define SFHSS_PACKET_LEN 13
#define SFHSS_TX_ID_LEN 2
2017-11-21 21:45:03 +01:00
uint8_t fhss_code=0; // 0-27
enum {
2016-08-16 11:06:24 +02:00
SFHSS_START = 0x00,
SFHSS_CAL = 0x01,
2017-11-21 21:45:03 +01:00
SFHSS_DATA1 = 0x02,
SFHSS_DATA2 = 0x03,
SFHSS_TUNE = 0x04
};
#define SFHSS_FREQ0_VAL 0xC4
// Some important initialization parameters, all others are either default,
// or not important in the context of transmitter
// IOCFG2 2F - GDO2_INV=0 GDO2_CFG=2F - HW0
// IOCFG1 2E - GDO1_INV=0 GDO1_CFG=2E - High Impedance
// IOCFG0 2F - GDO0 same as GDO2, TEMP_SENSOR_ENABLE=off
// FIFOTHR 07 - 33 decimal TX threshold
// SYNC1 D3
// SYNC0 91
// PKTLEN 0D - Packet length, 0D bytes
// PKTCTRL1 04 - APPEND_STATUS on, all other are receive parameters - irrelevant
// PKTCTRL0 0C - No whitening, use FIFO, CC2400 compatibility on, use CRC, fixed packet length
// ADDR 29
// CHANNR 10
// FSCTRL1 06 - IF 152343.75Hz, see page 65
// FSCTRL0 00 - zero freq offset
// FREQ2 5C - synthesizer frequency 2399999633Hz for 26MHz crystal, ibid
// FREQ1 4E
// FREQ0 C4
// MDMCFG4 7C - CHANBW_E - 01, CHANBW_M - 03, DRATE_E - 0C. Filter bandwidth = 232142Hz
// MDMCFG3 43 - DRATE_M - 43. Data rate = 128143bps
// MDMCFG2 83 - disable DC blocking, 2-FSK, no Manchester code, 15/16 sync bits detected (irrelevant for TX)
// MDMCFG1 23 - no FEC, 4 preamble bytes, CHANSPC_E - 03
// MDMCFG0 3B - CHANSPC_M - 3B. Channel spacing = 249938Hz (each 6th channel used, resulting in spacing of 1499628Hz)
// DEVIATN 44 - DEVIATION_E - 04, DEVIATION_M - 04. Deviation = 38085.9Hz
// MCSM2 07 - receive parameters, default, irrelevant
// MCSM1 0C - no CCA (transmit always), when packet received stay in RX, when sent go to IDLE
// MCSM0 08 - no autocalibration, PO_TIMEOUT - 64, no pin radio control, no forcing XTAL to stay in SLEEP
// FOCCFG 1D - not interesting, Frequency Offset Compensation
// FREND0 10 - PA_POWER = 0
const PROGMEM uint8_t SFHSS_init_values[] = {
/* 00 */ 0x2F, 0x2E, 0x2F, 0x07, 0xD3, 0x91, 0x0D, 0x04,
/* 08 */ 0x0C, 0x29, 0x10, 0x06, 0x00, 0x5C, 0x4E, SFHSS_FREQ0_VAL + SFHSS_COARSE,
/* 10 */ 0x7C, 0x43, 0x83, 0x23, 0x3B, 0x44, 0x07, 0x0C,
/* 18 */ 0x08, 0x1D, 0x1C, 0x43, 0x40, 0x91, 0x57, 0x6B,
/* 20 */ 0xF8, 0xB6, 0x10, 0xEA, 0x0A, 0x11, 0x11
};
2016-08-15 11:52:43 +02:00
static void __attribute__((unused)) SFHSS_rf_init()
{
CC2500_Strobe(CC2500_SIDLE);
for (uint8_t i = 0; i < 39; ++i)
CC2500_WriteReg(i, pgm_read_byte_near(&SFHSS_init_values[i]));
2016-08-17 13:44:20 +02:00
CC2500_WriteReg(CC2500_0C_FSCTRL0, option);
2016-08-15 11:52:43 +02:00
CC2500_SetTxRxMode(TX_EN);
CC2500_SetPower();
}
static void __attribute__((unused)) SFHSS_tune_chan()
{
CC2500_Strobe(CC2500_SIDLE);
CC2500_WriteReg(CC2500_0A_CHANNR, rf_ch_num*6+16);
CC2500_Strobe(CC2500_SCAL);
}
static void __attribute__((unused)) SFHSS_tune_chan_fast()
{
CC2500_Strobe(CC2500_SIDLE);
CC2500_WriteReg(CC2500_0A_CHANNR, rf_ch_num*6+16);
CC2500_WriteReg(CC2500_25_FSCAL1, calData[rf_ch_num]);
}
2016-08-17 15:50:59 +02:00
static void __attribute__((unused)) SFHSS_tune_freq()
{
2016-08-15 11:52:43 +02:00
if ( prev_option != option )
{
CC2500_WriteReg(CC2500_0C_FSCTRL0, option);
CC2500_WriteReg(CC2500_0F_FREQ0, SFHSS_FREQ0_VAL + SFHSS_COARSE);
prev_option = option ;
2016-08-17 15:50:59 +02:00
phase = SFHSS_START; // Restart the tune process if option is changed to get good tuned values
2016-08-15 11:52:43 +02:00
}
}
static void __attribute__((unused)) SFHSS_calc_next_chan()
{
rf_ch_num += fhss_code + 2;
2016-04-12 08:21:06 +02:00
if (rf_ch_num > 29)
{
if (rf_ch_num < 31)
rf_ch_num += fhss_code + 2;
rf_ch_num -= 31;
}
}
2017-02-24 20:22:28 +01:00
// Channel values are 12-bit values between 1020 and 2020, 1520 is the middle.
2017-02-01 17:50:55 +01:00
// Futaba @140% is 2070...1520...970
// Values grow down and to the right.
2021-03-02 12:01:23 +01:00
static void __attribute__((unused)) SFHSS_send_packet()
2017-02-01 17:50:55 +01:00
{
uint16_t ch[4];
2017-11-21 21:45:03 +01:00
// command.bit0 is the packet number indicator: =0 -> SFHSS_DATA1, =1 -> SFHSS_DATA2
// command.bit1 is unknown but seems to be linked to the payload[0].bit0 but more dumps are needed: payload[0]=0x82 -> =0, payload[0]=0x81 -> =1
// command.bit2 is the failsafe transmission indicator: =0 -> normal data, =1->failsafe data
// command.bit3 is the channels indicator: =0 -> CH1-4, =1 -> CH5-8
2017-11-22 13:56:42 +01:00
//Coding below matches the Futaba T8J transmission scheme DATA1->CH1-4, DATA2->CH5-8, DATA1->CH5-8, DATA2->CH1-4,...
// XK, T10J and TM-FH are different with a classic DATA1->CH1-4, DATA2->CH5-8,...
//Failsafe is sent twice every couple of seconds (unknown but >5s)
2017-11-21 21:45:03 +01:00
uint8_t command= (phase == SFHSS_DATA1) ? 0 : 1; // Building packet for Data1 or Data2
counter+=command;
#ifdef FAILSAFE_ENABLE
if( (counter&0x3FC) == 0x3FC && IS_FAILSAFE_VALUES_on)
{ // Transmit failsafe data twice every 7s
if( ((counter&1)^(command&1)) == 0 )
command|=0x04; // Failsafe
}
else
#endif
command|=0x02; // Assuming packet[0] == 0x81
2017-11-22 13:56:42 +01:00
counter&=0x3FF; // Reset failsafe counter
if(counter&1) command|=0x08; // Transmit lower and upper channels twice in a row
2017-11-22 14:51:45 +01:00
uint8_t ch_offset = (command&0x08) >> 1; // CH1..CH4 or CH5..CH8
2017-11-22 14:51:45 +01:00
#ifdef FAILSAFE_ENABLE
if(command&0x04)
{ //Failsafe data are:
// 0 to 1023 -> no output on channel
// 1024-2047 -> hold output on channel
// 2048-4095 -> channel_output=(data&0x3FF)*5/4+880 in µs
// Notes:
// 2048-2559 -> does not look valid since it only covers the range from 1520µs to 2160µs
// 2560-3583 -> valid for any channel values from 880µs to 2160µs
// 3584-4095 -> looks to be used for the throttle channel with values ranging from 880µs to 1520µs
for(uint8_t i=0;i<4;i++)
{
uint16_t val=Failsafe_data[CH_AETR[ch_offset+i]];
if(val==FAILSAFE_CHANNEL_HOLD)
ch[i]=1024;
else if(val==FAILSAFE_CHANNEL_NOPULSES)
ch[i]=0;
else
{ //Use channel value
2021-02-02 12:06:54 +01:00
ch[i] = convert_channel_16b_nolimit(CH_AETR[ch_offset+i],3571,2571,true); //3472,2672: not enough throw
}
}
}
else
#endif
{ //Normal data
for(uint8_t i=0;i<4;i++)
ch[i] = convert_channel_16b_nolimit(CH_AETR[ch_offset+i],2020,1020,false);
}
2017-02-01 17:50:55 +01:00
2017-11-21 21:45:03 +01:00
// XK [0]=0x81 [3]=0x00 [4]=0x00
// T8J [0]=0x81 [3]=0x42 [4]=0x07
// T10J [0]=0x81 [3]=0x0F [4]=0x09
// TM-FH [0]=0x82 [3]=0x9A [4]=0x06
packet[0] = 0x81; // can be 80 or 81 for Orange, only 81 for XK
2017-02-01 17:50:55 +01:00
packet[1] = rx_tx_addr[0];
packet[2] = rx_tx_addr[1];
2017-11-24 13:39:50 +01:00
packet[3] = 0x00; // unknown but prevents some receivers to bind if not 0
packet[4] = 0x00; // unknown but prevents some receivers to bind if not 0
packet[5] = (rf_ch_num << 3) | ((ch[0] >> 9) & 0x07);
packet[6] = (ch[0] >> 1);
packet[7] = (ch[0] << 7) | ((ch[1] >> 5) & 0x7F );
packet[8] = (ch[1] << 3) | ((ch[2] >> 9) & 0x07 );
packet[9] = (ch[2] >> 1);
packet[10] = (ch[2] << 7) | ((ch[3] >> 5) & 0x7F );
packet[11] = (ch[3] << 3) | ((fhss_code >> 2) & 0x07 );
2017-11-21 21:45:03 +01:00
packet[12] = (fhss_code << 6) | command;
CC2500_WriteData(packet, SFHSS_PACKET_LEN);
}
2021-02-09 18:23:33 +01:00
uint16_t SFHSS_callback()
{
2021-03-02 12:01:23 +01:00
#ifdef SFHSS_DEBUG_TIMING
static uint16_t prev_adjust_timing=1024;
uint16_t adjust_timing = (Channel_data[CH15]>>3) - (1024>>3); // +-102 @ 100%
#endif
2016-08-16 11:06:24 +02:00
switch(phase)
{
case SFHSS_START:
rf_ch_num = 0;
SFHSS_tune_chan();
2016-08-16 11:06:24 +02:00
phase = SFHSS_CAL;
return 2000;
case SFHSS_CAL:
calData[rf_ch_num]=CC2500_ReadReg(CC2500_25_FSCAL1);
if (++rf_ch_num < 30)
SFHSS_tune_chan();
else
{
rf_ch_num = 0;
2017-11-21 21:45:03 +01:00
counter = 0;
2016-08-16 11:06:24 +02:00
phase = SFHSS_DATA1;
}
return 2000;
2017-11-21 21:45:03 +01:00
/* Work cycle: 6.8ms */
#define SFHSS_PACKET_PERIOD 6800
2017-11-24 13:39:50 +01:00
#define SFHSS_DATA2_TIMING 1625 // Adjust this value between 1600 and 1650 if your RX(s) are not operating properly
case SFHSS_DATA1:
2019-11-11 19:15:39 +01:00
#ifdef MULTI_SYNC
telemetry_set_input_sync(6800);
#endif
SFHSS_send_packet();
2016-08-16 11:06:24 +02:00
phase = SFHSS_DATA2;
2021-03-01 16:31:11 +01:00
#ifdef SFHSS_DEBUG_TIMING
2021-03-02 12:01:23 +01:00
return SFHSS_DATA2_TIMING - adjust_timing;
2021-03-01 16:31:11 +01:00
#else
2017-11-21 21:45:03 +01:00
return SFHSS_DATA2_TIMING; // original 1650
2021-03-01 16:31:11 +01:00
#endif
case SFHSS_DATA2:
SFHSS_send_packet();
SFHSS_calc_next_chan();
2016-08-16 11:06:24 +02:00
phase = SFHSS_TUNE;
2021-03-01 16:31:11 +01:00
#ifdef SFHSS_DEBUG_TIMING
2021-03-02 12:01:23 +01:00
if(prev_adjust_timing != adjust_timing)
{
debugln("A:%d",(uint16_t)(SFHSS_DATA2_TIMING - adjust_timing));
prev_adjust_timing = adjust_timing;
}
return SFHSS_PACKET_PERIOD -2000 -(SFHSS_DATA2_TIMING - adjust_timing);
2021-03-01 16:31:11 +01:00
#else
2021-03-02 12:01:23 +01:00
return SFHSS_PACKET_PERIOD -2000 -SFHSS_DATA2_TIMING; // original 2000
2021-03-01 16:31:11 +01:00
#endif
case SFHSS_TUNE:
2016-08-17 14:28:25 +02:00
phase = SFHSS_DATA1;
SFHSS_tune_freq();
2016-08-17 14:28:25 +02:00
SFHSS_tune_chan_fast();
CC2500_SetPower();
2017-11-21 21:45:03 +01:00
return 2000; // original 3150
}
return 0;
}
// Generate internal id
static void __attribute__((unused)) SFHSS_get_tx_id()
{
// Some receivers (Orange) behaves better if they tuned to id that has
2016-04-06 14:58:06 +02:00
// no more than 6 consecutive zeros and ones
2017-11-21 21:45:03 +01:00
uint32_t fixed_id;
uint8_t run_count = 0;
// add guard for bit count
fixed_id = 1 ^ (MProtocol_id & 1);
2017-11-24 13:39:50 +01:00
for (uint8_t i = 0; i < 16; ++i)
{
fixed_id = (fixed_id << 1) | (MProtocol_id & 1);
MProtocol_id >>= 1;
// If two LS bits are the same
if ((fixed_id & 3) == 0 || (fixed_id & 3) == 3)
{
if (++run_count > 6)
{
fixed_id ^= 1;
run_count = 0;
}
}
else
run_count = 0;
}
// fixed_id = 0xBC11;
2017-11-24 13:39:50 +01:00
rx_tx_addr[0] = fixed_id >> 8;
rx_tx_addr[1] = fixed_id >> 0;
}
2021-02-09 18:23:33 +01:00
void SFHSS_init()
{
2016-08-17 15:50:59 +02:00
BIND_DONE; // Not a TX bind protocol
SFHSS_get_tx_id();
2017-11-21 21:45:03 +01:00
fhss_code=random(0xfefefefe)%28; // Initialize it to random 0-27 inclusive
SFHSS_rf_init();
2016-08-16 11:06:24 +02:00
phase = SFHSS_START;
}
#endif